✦ Luna Orbit — Software Engineering

ASIC Design Verification Technical Leader - Acacia (hybrid)

at Cisco Systems

Hybrid 💰 $189K – $271K USD / year Posted March 28, 2026
Salary $189K – $271K USD / year
Type Not Specified
Experience senior
Exp. Years Not specified
Education Not specified
Category Software Engineering

This role involves leading the verification of next-generation optical ASICs, applying advanced verification techniques, and mentoring team members to ensure high-quality ASIC design outputs.

  • Lead verification test plans
  • Develop verification test benches
  • Apply verification techniques
  • Supervise test execution
  • Mentor verification team

Focus on ASIC design verification, verification methodologies, object-oriented verification, and optical communication ASICs, with leadership responsibilities.

The ideal candidate is a senior ASIC verification engineer with extensive experience in verification methodologies, object-oriented verification, and ASIC project leadership. They should have a strong background in optical interconnects and high-speed ASICs, with proven mentoring and technical leadership skills.

ASIC Design VerificationVerification methodologiesObject-oriented verificationTest plan developmentASIC project experience
Optical communicationsHigh-speed optical ASICsVerification process improvementsMentoring teammatesDesign tradeoff analysis
None explicitly listed
ASIC Design VerificationVerification methodologiesObject-oriented verificationTest plansVerification test benchesASIC projectsCoverage metricsDesign tradeoffsTechnical leadershipMentoring
ASIC DesignASIC VerificationVerification methodologiesObject-oriented verificationTest plansVerification test benchesASIC projectsDesign tradeoffsCoverage metricsTechnical leadershipMentoringComplex ASIC verification
CommunicationCollaborationLeadershipMentoringProblem-solvingIndependenceSelf-motivationTeamwork
Industry Telecom / Networking / Optical Communications
Job Function ASIC verification leadership and technical oversight
Role Subtype ASIC Verification Lead
Tech Domains Active Directory
ASIC DesignASIC VerificationVerification methodologiesObject-oriented verificationTest plansVerification test benchesASIC projectsDesign tradeoffsCoverage metricsTechnical leadershipMentoringOptical interconnectsHigh-speed optical productsVerification techniquesDesign qualityASIC verificationverification methodologiesASIC designtest plansverification test benchescoverage metricsASIC design verificationoptical communicationshigh-speed optical ASICs

Lack of ASIC verification experience, No verification methodologies knowledge, No ASIC project leadership, No optical communications background, Inability to operate independently

Apply for this Position →

Get matched to jobs like this

Luna finds roles that fit your skills and career goals — no endless scrolling required.

Create a Free Profile