Position Details
About this role
This role involves designing and verifying advanced IC packages, including 2.5D/3D-IC and wafer-level packaging, supporting manufacturing and design closure processes.
Key Responsibilities
- Execute package layout tasks
- Collaborate with engineering teams
- Support tape out and manufacturing
- Perform design verification
- Refine package stack-up definitions
Technical Overview
The technical environment includes physical design, package architecture, layout tools such as Cadence APD, Synopsys IC Packaging, Mentor Xpedition, and advanced packaging technologies.
Ideal Candidate
The ideal candidate is a mid-level engineer with at least 5 years of experience in IC package layout and physical design, familiar with advanced packaging technologies such as 2.5D/3D-IC and fan-out WLP. They should be proficient with industry-standard layout tools and capable of executing package designs from concept through tape out.
Must-Have Skills
Nice-to-Have Skills
Tools & Platforms
Required Skills
Hard Skills
Soft Skills
Industry & Role
Keywords for Your Resume
Deal Breakers
Less than 5 years of experience in IC package layout, Lack of hands-on experience with package layout tools, No familiarity with advanced packaging technologies, Inability to work independently on complex designs
Get matched to jobs like this
Luna finds roles that fit your skills and career goals — no endless scrolling required.
Create a Free Profile