✦ Luna Orbit — Engineering (Non-Software)

Physical IC Design Engineer

at VMware

📍 USA-California-San Jose-1320 Ridder Park Drive Unknown 💰 $141K – $226K USD / year Posted March 13, 2026
Salary $141K – $226K USD / year
Type Not Specified
Experience senior
Exp. Years 12+ years
Education Bachelor's degree in Electrical Engineering or Electronics Engineering
Category Engineering (Non-Software)

This role involves leading the physical design and reliability testing of RF semiconductor devices, ensuring performance and long-term stability from RTL to tape-out.

  • Execute physical design and verification
  • Manage RTL to Tape-out process
  • Conduct RF and IR testing
  • Lead failure analysis
  • Collaborate with R&D teams

The technical environment includes RTL design, physical verification, RF testing, IR thermal imaging, and EDA tools, with a focus on semiconductor device physics and reliability.

The ideal candidate is a senior semiconductor engineer with over 12 years of experience in physical design, RTL to Tape-out processes, and RF testing. They are proficient with EDA tools and have a strong background in device physics and reliability testing.

Full physical design cycle experienceProficiency in TCL and PERL scriptingExperience with EDA toolsIn-depth knowledge of RTL to Tape-out process
Experience with RF and Power ElectronicsKnowledge of Semiconductor Device PhysicsRF TestingFailure Analysis
EDA ToolsIR thermal imaging instrumentsQFI (Quantum Focus Instruments)
Physical DesignRTLSynthesisPhysical VerificationTiming ClosureEM/IR AnalysisPlace and RouteClock Tree SynthesisLayoutEDA ToolsRF TestingPower ElectronicsSemiconductor Device Physics
Physical DesignRTLSynthesisPhysical VerificationTiming ClosureEM/IR AnalysisPlace and RouteClock Tree SynthesisFloor-planningLayoutTCLPERLEDA Tools
Verbal communicationWritten communicationCollaborationProblem-solving
Industry Semiconductor / Electronics
Job Function Semiconductor physical design and reliability engineering
Physical DesignRTLSynthesisPhysical VerificationTiming ClosureEM/IR AnalysisPlace and RouteClock Tree SynthesisFloor-planningLayoutEDA ToolsRF TestingPower ElectronicsSemiconductor Device PhysicsTape-outIR Thermal Imaging

Less than 12 years of relevant experience, Lack of proficiency in RTL and EDA tools, No experience with RF or Power Electronics, Inability to work on-site at San Jose

Apply for this Position →

Get matched to jobs like this

Luna finds roles that fit your skills and career goals — no endless scrolling required.

Create a Free Profile