✦ Luna Orbit — Engineering (Non-Software)

Senior Director, Customer Program Management-GPU

at Advanced Micro Devices

📍 San Jose, California, United States Hybrid Posted April 02, 2026
Type Full-Time
Experience senior
Exp. Years Not specified
Education Undergrad degree required. Masters degree or related in computer engineering/Electrical Engineering is preferred.
Category Engineering (Non-Software)

GPU/graphics FPGA design verification engineer focused on end-to-end verification of advanced features using HDL, UVM, and FPGA toolchains.

  • Collaborate with architects, hardware engineers, and firmware engineers to understand new features to be verified
  • Build test plan documentation accounting for interactions with other features, hardware, firmware, and software driver use cases
  • Build directed and random verification tests
  • Debug test failures with RTL/firmware engineers
  • Review functional and code coverage metrics

Hands-on RTL/firmware verification across Verilog/SystemVerilog/VHDL with Linux/Windows environments, UVM-based testbenches, and Xilinx Vivado workflow.

Candidate with strong HDL design and verification experience, including Verilog/SystemVerilog/VHDL, UVM, and FPGA toolchains, who can work across Linux/Windows environments and mentor others.

Proficient in IP level ASIC verificationProficient in debugging firmware and RTL code using simulation toolsProficient in using UVM testbenchesExperience with VerilogSystem VerilogCand C++Experience with Linux environments
Experience with Xilinx Ultrascale or Versal FPGAsVivado and Vivado DebugKnowledge of high-speed interfaces (QSFPPCIeUSBSATAGB EthernetDDR4/5)SystemC and TLMScripting (PerlRubyMakefileshell)
VerilogSystemVerilogVHDLLinuxWindowsVivadoXilinxUVMPerlRubyMakefilesShell
Proficient in IP level ASIC verificationProficient in debugging firmware and RTL code using simulation toolsProficient in using UVM testbenchesExperienced with VerilogSystem VerilogCand C++Linux and Windows environmentsVerilog/SystemVerilog/VHDLUVMtestbenchesVivadoXilinx
VerilogSystemVerilogVHDLLinuxWindowsUVMCC++VivadoXilinxVerilog/SystemVerilog environmentsHDLtestbenchesQtPythonPerlRubyMakefilesshellScripting
team collaborationcommunicationproblem-solvingwillingness to learnmentorship
Industry Technology
Job Function Plan, build, and execute verification of new and existing features for AMD's graphics processor IP and silicon.
Role Subtype Verification Engineer
Tech Domains Verilog, SystemVerilog, VHDL, Linux, Windows, Vivado, Xilinx
GPU design verification engineerip level asic verificationuvm testbenchesverilogsystemverilogvhdlccpplinuxwindowsvivadoxilinxversaLultrascalehdltestbenchrtltiming reportsclock domain crossingscriptingperLrubyshellvivado debuguvm

Undergraduate degree required; Masters preferred, Experience with FPGA tools (Vivado) and Xilinx platforms

Apply for this Position →

Get matched to jobs like this

Luna finds roles that fit your skills and career goals — no endless scrolling required.

Create a Free Profile