Position Details
About this role
This role involves leading formal verification efforts for complex ASIC and SoC designs, utilizing advanced formal methods, tools, and scripting to ensure functional correctness and coverage closure.
Key Responsibilities
- Own formal verification strategy
- Develop verification environments
- Write formal properties
- Collaborate with design teams
- Drive coverage closure
Technical Overview
The position requires expertise in formal verification methodologies, tools like JasperGold, UVM, and scripting languages, supporting pre-silicon validation and debug processes.
Ideal Candidate
The ideal candidate is a senior formal verification engineer with over 10 years of ASIC/SoC verification experience, proficient in formal methods, verification tools like JasperGold, and scripting skills, capable of leading complex verification projects.
Must-Have Skills
Nice-to-Have Skills
Tools & Platforms
Required Skills
Hard Skills
Soft Skills
Industry & Role
Keywords for Your Resume
Deal Breakers
Less than 7 years of verification experience, No experience with formal verification tools like JasperGold or VC Formal, Lack of scripting skills (Python, TCL, Perl), No relevant degree
Get matched to jobs like this
Luna finds roles that fit your skills and career goals — no endless scrolling required.
Create a Free Profile