Position Details

Type Full-Time

Experience senior

Exp. Years Not specified

Education Not specified

Category Engineering (Non-Software)

About this role

This role involves leading the verification of complex ASICs and SoCs, developing verification strategies, and ensuring silicon success. The engineer will oversee test plans, coverage closure, and collaborate across teams.

Key Responsibilities

Lead verification team
Develop verification strategies
Oversee test plan creation
Ensure coverage closure
Collaborate with design teams

Technical Overview

Focus on ASIC and SoC verification using SystemVerilog, verification methodologies, and automation tools. Responsible for test plan creation, coverage analysis, and debugging.

Ideal Candidate

The ideal candidate is a senior verification engineer with extensive experience in ASIC and SoC verification, proficient in SystemVerilog, and capable of leading verification teams through successful silicon tape-outs. They possess strong technical guidance and collaboration skills.

Must-Have Skills

Leading ASIC or SoC design verification teamsSystemVerilog expertiseVerification strategy developmentTest plan creation and reviewFunctional and code coverage closure

Nice-to-Have Skills

Automation initiativesVerification methodology improvementsPost-silicon debugProject coordination

Tools & Platforms

SystemVerilogVerification toolsCAD automation tools

Required Skills

ASIC verificationSystemVerilogverification strategiestest planfunctional coveragedebugproject managementleadership

Hard Skills

SystemVerilogASIC verificationSoC verificationVerification strategiesTest plan creationFunctional coverageCode coverageDebuggingProject managementLeadership

Soft Skills

LeadershipMentorshipTechnical guidanceCollaborationCommunicationProblem-solvingTime management

Industry & Role

Industry Semiconductors & Electronics

Job Function Leading ASIC verification and ensuring silicon quality

Role Subtype Systems Verification Engineer

Tech Domains Active Directory, Verification tools

Keywords for Your Resume

ASIC verificationSystemVerilogSoC verificationVerification strategiesTest planFunctional coverageCode coverageDebuggingProject managementLeadershipASICVerification engineerSilicon successDFXDFDverification strategiestest planfunctional coveragedebuggingproject managementlead verification teamsilicon success

Deal Breakers

Lack of ASIC verification leadership experience, No SystemVerilog expertise, Inability to lead verification teams, No experience with verification methodologies

Apply for this Position →

Get matched to jobs like this

Luna finds roles that fit your skills and career goals — no endless scrolling required.

Create a Free Profile

Sr. Manager Design Verification Engineering

Get matched to jobs like this